Abstract-It is of common use in OFDM transmission to define some of the sub-carriers as pilots. These sub-carriers contain information, which is known a priori at the receiver and are typically used for channel estimation. In the special case of the IEEE 802.11a standard, the pilots cannot be used for channel estimation because of their wide separation in the frequency domain. However they are useful to track phase variations remaining after synchronization during reception of a frame. In this paper we propose a very simple mechanism to estimate and correct these phase variations using the pilots. We also present a channel estimator necessary to support such a simplified mechanism.
I. INTRODUCTION
OFDM signals are very much sensitive to the synchronizer performance, mainly because the different sub-carriers overlap their respective spectra. The synchronizer is the block responsible for detecting the incoming frame and to estimate and correct for possible frequency offsets. It also identifies the starting point from which on the different OFDM symbols will be fed into the FFT block.
To carry out all the operations mentioned above, the standard IEEE 802.11a [1] defines the so-called preamble symbols, which have a very specific structure to simplify the estimation procedures. A suitable synchronizer architecture for this standard was presented by the authors in [2] .
Nevertheless, the synchronizer cannot compensate for some undesirable effects prompted by the RF down-conversion and the analog-to-digital converters. Furthermore, the synchronizer itself will introduce some estimation errors. Speth [3] and Robertson [4] showed that all these impairments are visible inside an OFDM symbol as a linear phase.
Pilot sub-carriers inside an OFDM symbol may help to easily estimate the remaining linear phase if they were used during the channel estimation, because this phase would be seen as a part of the channel itself. For the IEEE 802.11a standard, the pilots are not intended for channel estimation, i.e. the remaining linear phases should be explicitly estimated using the pilots. A straightforward solution requires an arctangent operation to estimate the linear phase, together with an NCO to correct for it. Both operations may be realized using computationally intensive algorithms. In the solution we propose here, the linear phase is reduced to a nearly constant phase throughout the OFDM symbol and thus, it allows a significant simplification of the whole operation.
The paper is organized as follows: in Section II, the main contributors to the linear phase are discussed. Section III introduces a decision-directed channel estimator, firstly proposed by Mignone in [5] , which will be the basis for our simplified algorithm. In Section IV, the residual phase estimation and correction mechanism is investigated and Section V is devoted to the presentation of some simulation results to support the validity of this method. Finally, some conclusions are derived in Section VI.
II. CONTRIBUTORS TO THE RESIDUAL PHASE

A. Erroneous Frame Timing Estimation
During synchronization the symbol timing has to be estimated for proper data decoding. The resolution in the determination of this timing will strongly depend on the sampling interval, i.e. the system is limited to estimate timing errors, which are a multiple of this sampling period. Therefore, the uncertainty in the estimation will be ±0.5T S , where T S is the sampling period. As explained in [3] , a timing error will be seen as a linear phase error after performing the FFT. This phase error will be the same for all the OFDM symbols in that frame. In addition to this, an Inter-Carrier Interference (ICI) component may appear due to the lost of orthogonality, thus increasing the noise content inside the OFDM symbol.
B. Erroneous Carrier Frequency Estimation
In a typical practical scenario, during RF down-conversion, the different oscillators are not exactly tuned to the expected frequencies. The preamble symbols are used to estimate the carrier frequency offset, as mentioned before. Nevertheless, thermal noise as well as digital noise will affect the estimation. A good synchronizer estimates the frequency offset within an error of ±0.1%. This small residual carrier frequency error generates a constant phase inside the OFDM symbol after FFT, [3] . However, unlike the case of the timing error, this phase gets accumulated from symbol to symbol, thus becoming a large phase after several symbols. Furthermore, ICI will occur due to the lost of orthogonality.
C. Phase Noise
The several PLLs used during RF down-conversion will generate phase noise. There are mainly two effects associated with the phase noise: Inter-Carrier Interference (ICI) and Common Phase Error (CPE). Interestingly, both ICI and CPE depend on the number of sub-carriers N used by the OFDM system but in an inverse way. The bigger N, the greater is the ICI power, but the smaller the CPE, and vice versa [4] .
The ICI appears as an additive Gaussian noise and the only way to combat it is by redesigning the RF oscillators. The CPE is seen as a constant phase inside the OFDM symbol, similar to the effect mentioned above when a residual carrier frequency offset is present. Nevertheless, in this case the constant phase is not getting accumulated, but changes randomly from symbol to symbol. Unfortunately, the phase affecting one symbol is very little correlated to the ones affecting previous symbols. Therefore, no estimation method based on any linear prediction will give good results. In the IEEE 802.11a, 64 sub-carriers are used, and the CPE will hence be much more dominant than the ICI. This is different for other OFDM systems like DAB or DVB, where thousands of sub-carriers are used.
D. Sampling Clock Frequency Error
In a real implementation, the system is designed to sample the analog input signal at a certain frequency (f S ). However, the oscillator will introduce some error in f S . In the IEEE 802.11a standard, 80 samples per symbol are expected, before the FFT and cyclic prefix extraction, with f S =20 MHz. In the case of a sampling oscillator with e.g. 20 ppm frequency error, this turns into f S = 20000400 Hz. Thus, 80.00002 samples are obtained for the initial symbol instead of exactly 80, i.e. a timing error of 0.00002 samples. This timing error is not fixed, but it will be 0.00004 samples for the next symbol, 0.00006 for the third one and so on. In essence, the sampling clock frequency error will be seen as a dynamic timing error. Previously it has been explained that a timing error generates a linear phase error after FFT. In this case the slope of this linear phase error will change from symbol to symbol.
E. Combination of Errors
As a result, sub-carrier k belonging to symbol i can be expressed as follows after FFT calculation
where A(i,k) are the modulated data (M-QAM scheme), H(i,k) represents the channel coefficient affecting sub-carrier k of symbol i and V(i,k) are the samples of a zero-mean Gaussian noise process, which also includes the ICI.
The phase component φ i (k) distorting the modulated data A(i,k) is as follows, considering what it was stated above:
where the slope m i in symbol i can be expressed as
The parameter ξ relates to the sampling clock error and may be positive or negative, depending on whether the sampling is faster or slower than expected. The value m 0 will be given by an error in the symbol timing estimation and is constant throughout the symbols. The term c i in (2) can be further decomposed for symbol i as
where α i is the contribution of the CPE for that particular symbol (random value) and c 0 is the phase derived from the residual carrier frequency offset, which is accumulated from symbol to symbol .
III. CHANNEL ESTIMATOR
Since pilots cannot be used for channel estimation, a decision-directed channel estimator as shown in Figure 1 was selected. Mignone and Morello firstly proposed this scheme in [5] ; however, the use of pilots was completely discarded in their solution.
The interesting point in this channel estimator is that it makes use of a complex divider to correct the data samples (equalizer). The estimator is designed in such a way that the samples of symbol i are used to calculate an estimation of the channel, which will be used to correct the symbol i+L, where L is the delay introduced by the feedback loop (in symbols). The value L depends very much on the traceback length of the Viterbi decoder in the FEC block. Since different modulation schemes are being used, a suitable value for the traceback length has to be derived for each of them.
The channel estimation used to correct symbol i will be affected by the phase error of symbol i−L. After division (equalization), the symbol i will retain a residual phase error of the form
which results in a linear residual phase whose slope does not depend on i. In the same way, the pilots in symbol i will be divided by the pilots in symbol i−L. In any case, the channel is supposed not to change very much during a period of L symbols, so that after division, the resulting pilots will be pure phasors with normalized magnitude and a phase given by (5).
In the absence of noise, this phasor may be expressed as 
IV. RESIDUAL PHASE ERROR: ESTIMATION AND CORRECTION
The method we propose considers that the condition |δ·k|<<1 is satisfied ∀k∈ [−26, 26] . In this case, the expression in (6) may be simplified by considering a first order approximation of the complex exponential, yielding ( )
At the FFT output (Figure 1 ), the data are considered to be arranged in the following order: P −21 , P −7 , P +7 , P +21 , D k (k = −26,…+26; k ≠ −21, −7, 0, +7, +21). The subscript indicates the corresponding sub-carrier position inside the symbol as defined in [1] . In (7) four parameters are of interest: cos(θ i ), sin(θ i ), δ·sin(θ i ) and δ·cos(θ i ). These parameters can be obtained combining the four available pilots. The former two may be expressed as
where ℜ{.} denotes the real part and ℑ{.} the imaginary part. Note that (8) and (9) require no multiplication, but just addition and one shift operation. For the calculation of δ·sin(θ i ), from (7) it is obtained that (12)
The simplification done in (11) introduces only an error of 1.6% into (12). The whole calculation can be still realized using shift operations and additions. Equivalently, δ·cos(θ i ) is obtained as
Once these four parameters have been determined, the correction of the data sub-channels is straightforward. . For these particular cases, there is a "hole" left by either the pilots (k = −21, −7, +7, +21) or the DC sub-channel (k = 0), thus yielding
with k = −20, −6, +1, +8, +22.
In Figure 2 , a block diagram for the implementation of the proposed residual phase correction mechanism is presented. The blocks named ACC carry out the operations in (15.a/b) and (16.a/b) and are shown in more detail in Figure 3 . Initially, the register R1 in Figure 3 contains the estimated value for δ·sin(θ i ) (or −δ·cos(θ i )) and the switches SW1 and SW2 are both at position "0". The value of R1 multiplied by 26 will be stored in the register R2. After that, SW1 and SW2 will both switch to position "1". The switch SW2 will only change to position "2" when (D Figure 2 ).
V. SIMULATION RESULTS
A. AWGN scenario
The proposed mechanism has been initially simulated in an AWGN scenario, using four different transmission rates: 9, 18, 36 and 54 Mbps as defined in the IEEE 802.11a standard. The SNR was selected to be 20 dB for the 9 and 18 Mbps cases, 30 dB for the 36 Mbps case and 40 dB for the 54 Mbps case. Furthermore, a residual carrier frequency offset after synchronization of 0.4%, i.e. 1.25 kHz, was forced in the 9, 18, and 36 Mbps cases. Due to its higher sensitivity, the 54 Mbps case was simulated with only 0.08% frequency error, i.e. 250 Hz. A sampling clock offset of ζ=80 ppm (ζ=8⋅10 -5 ) @20MHz was selected together with a phase noise model as given in [4] . From [3] , the parameter δ in (6) is given by
being 4/3.2 the ratio between the symbol lengths with and without guard interval.
The traceback length in the Viterbi decoder was selected to be 120 bits long in all the cases. Furthermore, the SIGNAL symbol defined in [1] is not intended for the channel estimation but just for initialization. Hence, according to the number of data bits per OFDM symbol given in [1] , this results in the following values for L: L=5 for 9 Mbps, L=3 for 18 Mbps, L=2 for 36 and 54 Mbps. The worst case, i.e. L=5, results in δ=5⋅10 -3 . The frame length was set to 58 data symbols in all the cases.
The simulation results are shown graphically in Figure 4 , where the constellation diagrams before (grey) and after (black) the phase correction are represented.
B. Error Vector Magnitude (EVM) evaluation
The second test carried out in our simulations consists on the determination of the Error Vector Magnitude (EVM) as defined in [1] for a power-normalized constellation diagram, i.e.
where L S states for the number of symbols contained in the frame and e C (i, k) is the constellation error given by 0-7803-7954-3/03/$17.00 ©2003 IEEE.
In (18) only the data sub-carriers, i.e. 48 out of 64, are considered in the calculation of the EVM.
Simulation results are depicted in Figures 5 and 6 for the 9 and 54 Mbps cases, respectively. The results compare the EVM obtained versus the SNR for both AWGN and a fading channel according to the model A in [6] . For that, groups of 20 frames containing 16 random symbols each were generated. The sampling clock error was 80 ppm in all the cases. The residual carrier frequency offset was 0.4% (9 Mbps) and 0.08% (54 Mbps). The traceback length was fixed to 120 bits. Figures 5 and 6 show that the proposed mechanism does not differ much from the ideal solution based on an arctangent plus NCO, thus simplifying significantly the final implementation. However, in order to reduce the noise content after FFT, a more elaborated solution may include some mechanism to correct for the sampling clock frequency error prior to FFT calculation.
VI. CONCLUSIONS
A new highly simplified phase tracking mechanism for the IEEE 802.11a standard has been presented in this paper. The method saves a significant amount of hardware, as neither an arctangent block nor an NCO is needed. The latency of the proposed scheme is only one sample, i.e. 50ns @ 20MHz. The validity of this method has been simulated for different transmission rates under pure AWGN and fading conditions. The phase tracking block was programmed in VHDL with a 16-bit fixed-point representation, resulting in a synthesized cell area of only 0.745 mm 2 in our in-house 0.25 µm BiCMOS technology.
